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Abstract—Parallel architectures are nowadays not only con-
ﬁned to the domain of high performance computing, they are
also increasingly used in embedded time-critical systems. The
ARGO H2020 project1 provides a programming paradigm and
associated tool ﬂow to exploit the full potential of architectures in
terms of development productivity, time-to-market, exploitation
of the platform computing power and guaranteed real-time
performance. In this paper we give an overview of the objectives
of ARGO and explore the challenges introduced by our approach.
I. INTRODUCTION
Increased performance at reduced cost, while maintaining
real-time reliability and programmability, are key demands in
several domains such as aerospace and automotive industries.
Driven by the technology restrictions in chip design, the end of
exponential growth of clock speeds, and the increasing request
for computing performance, even the most powerful embedded
processors cannot cope with these demands, leading to the
increasing use of multi- and many-core architectures.
Embedded systems interact with their environment. Thus,
in general they must react within time limits under an ap-
propriate level of safety. These real-time requirements limit
the processor and communication hardware to deterministic
components. In the past, time-critical applications were typi-
cally mapped to deterministic single core processors. Single-
core processors are not capable anymore of offering sufﬁcient
performance for the constantly increasing computational de-
mands. While in non-critical environments the usage of multi-
core processors with complex cores is state-of-the-art, these
complex processors cannot be used safely for time-critical
applications because they are not deterministic enough to meet
strict timing guarantees. Solving the computational demands
of next generation time-critical applications on deterministic
components is a major challenge of this decade.
For time-critical applications, deadlines are guaranteed to
be met in all circumstances by calculating the application’s
worst-case execution time, or WCET [1]. To be safe, WCET
estimates have to be higher than or equal to any possible
1ARGO (http://www.argo-project.eu/) is funded by the European Commis-
sion under Horizon 2020 Research and Innovation Action, Grant Agreement
Number 688131.
execution time. In addition, to be useful they have to be as
close as possible to the actual WCET (tightness). The prereq-
uisite for calculating tight WCET is a deterministic hardware
architecture that avoids dynamic, hard-to-predict calculations
at run-time. Moreover, accesses to shared resources, such as
main memory must be organized to guarantee a worst-case
access time under any circumstances. The challenge here is to
avoid over-pessimistic WCET estimates for multi-cores.
Furthermore, parallel programming of embedded applica-
tions for multiprocessors suffers from a complex program-
ming process, often reserved to High Performance Computing
(HPC) experts. The problems are the absence of standards
for parallel programming, the indeterminism of the architec-
tures during debugging, deadlocks, etc. This makes paral-
lel programming notoriously much harder, error-prone, time-
consuming and in consequence costly compared to sequential
programming. The usage of model-based development tech-
niques, combined with automatic parallelization, is capable of
hiding most of these problems to the end users, but suffers
from a lack of suitable and generic parallelization tool-chains.
The ARGO proposal intends to provide a cross-layer pro-
gramming approach for exploiting the full potential of next
generation heterogeneous parallel embedded systems under
real-time constraints. The ARGO cross-layer programming
combines the following technologies in a holistic approach:
• Model-based development and testing, to increase pro-
ductivity, shorten time-to-market and reduce porting ef-
forts;
• Cross-layer programming user interface and WCET-
aware automatic parallelization, to improve the worst-
case execution time and reduce the gap between the
worst-case and average-case execution time;
• WCET-analysis for heterogeneous multi- and many-core
architectures to provide strict upper bounds of the sys-
tem’s worst-case execution time.
This paper presents the vision and the technical challenges
of ARGO. Section II ﬁrst gives an overview of the ARGO
tool-chain. Section III then lists the main challenges and how
we plan to address them. Section IV describe the use cases
that are being developed to validate the ARGO approach.
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II. OVERVIEW OF THE ARGO PROGRAMMING TOOL CHAIN
In ARGO, we address the challenge of obtaining tight
WCET estimates for multi-cores by combining WCET calcu-
lation with an automatic parallelization of application models.
Thereby, the application models are automatically parallelized,
mapped and scheduled to the multi-core hardware. During
the scheduling phase, parallel accesses to shared resources,
such as communication infrastructure and shared memory,
are considered. At any point in time, all shared resource
contenders are known and their number is reduced during
parallelization to avoid overly pessimistic WCET estimates.
The ARGO design workﬂow is depicted in Figure 1 and
described in the following subsections.
Fig. 1. The ARGO design workﬂow
A. Model Based Design speciﬁcations
In ARGO, the end users describe their applications using
a combination of dataﬂow modeling, using the open-source
Xcos modeling framework, and high-level programming using
Scilab2. To provide an extensible framework, the behavior
of all Xcos components used in ARGO is also described
in the Scilab language. Thanks to this approach the end-
users can both use a modeling approach and a high level
functional speciﬁcation of their applications. The supported
hardware platforms are also speciﬁed using a model-based
approach thanks to the ARGO Architecture Description Lan-
guage (ADL). The proposed ADL provides all the information
required by the tool-chain (processors, memory, interconnect,
etc.) to calculate WCETs.
B. Program analysis and task level parallelization
The Xcos/Scilab models are then compiled to an interme-
diate program representation (IR) based on a subset of the C
language. This IR is used as input by the GeCoS source-to-
source transformation framework [2], which performs several
predictability enhancing program transformations (scratchpad
management for data, predictability oriented task parallelism
extraction through loop transformations, etc.).
Afterwards, a task extraction stage is applied to the program,
from which we obtain a Hierarchical Task Graph (HTG)
corresponding to the program. In a HTG, loops are enclosed in
an additional hierarchy level, resulting in a hierarchy of acyclic
2http://www.scilab.org/
task graphs. In a HTG, tasks dependencies embed information
on the variables and the buffers that need to be communicated
between tasks, while task nodes include additional information
on possible shared resource accesses (list of shared resources,
and worst case number of accesses). The HTG obtained from
the input program is then mapped on the target platform during
a scheduling/mapping stage which computes an optimized
schedule and mapping of tasks to processors.
C. Parallel program model construction
The result of the scheduling/mapping stage is used to
transform the initial program representation into an explicit
parallel program model, in which the synchronizations are
made explicit, and the ﬁnal memory address mapping of the
variables and the buffers is obtained. The result of this stage is
an explicitly parallel IR, which is used to run the system-level
WCET analysis, and generate C code following the WCET-
aware programming model for the target platforms.
D. Code-level and system-level WCET analysis
Code-level and system-level WCET analysis jointly calcu-
late the multi-core WCET for the target architectures. Our
approach relies on the use of an explicitly parallel program
representation, in which information pertaining to core/code-
level and system-level WCET is exposed. Code-level WCET
estimation calculates the isolated WCET of code fragments
on one core, regardless of the core fragments assigned to the
other cores. This stage ignores the cost of resource contentions,
which is handled by the system-level WCET estimation stage.
System-level WCET estimation builds on the parallel program
representation to precisely identify resource conﬂicts. This
is achieved through (i) a static analysis that determine as
accurately as possible if several code snippets may happen
in parallel and (ii) a cost model of the interference derived
from the platform abstract models.
E. Iterative optimization through cross layer programming
To solve the unavoidable phase ordering problem faced
by such a tool-chain, WCET information is fed back to the
previous compilation phases to enable an iterative optimization
of the parallelization process. This process is managed through
a cross-layer programming interface, in which a graphical
interface exposes to end users at various abstraction levels
the complex optimization decisions made by the ARGO tool-
chain. The goal of this interface is to allow the end users,
who may not be compiler/parallelization experts, to interact
with the compilation process. Application bottlenecks can be
identiﬁed and the artifacts hindering an efﬁcient parallelization
can be outlined. Furthermore, the end users can control and
inﬂuence the complex parallelization decisions. Their global
view and application know-how can be brought into good use
to enable an efﬁcient parallelization.
III. ARGO CHALLENGES
A. Challenges in design productivity
Model based design techniques are now widely spread in
industry, and in particular in aerospace, automotive, and indus-
trial automation to face the rising complexity of systems and
platforms. In a model based design approach, the development
process is managed from an abstract point of view, in which
domain speciﬁc knowledge is exposed in the ﬂow. Raising the
level of abstraction of the design eases speciﬁcation, but also
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simpliﬁes the validation of the system behavior thanks to the
use of specialized simulation and/or validation tools. Once the
model has been validated it must be implemented on the target
platform. Here again, model based design approaches offer a
signiﬁcant advantage thanks to code generation tools, which
drastically simplify the implementation stage.
However, existing tool-chains lack proper support for multi-
core systems. Although some tool-chains (such as ASCET)
support multi-core platforms, they do not perform automatic
parallelization. More importantly they currently do not address
real-time constraints. The ARGO approach aims at offering an
enabling technology to use multi- and many-core systems in
a model-based design workﬂow for real-time application.
B. Challenges in architecture design
A fundamental requirement for obtaining WCET estimates
using WCET analyzers, such as AbsInt’s aiT [3], is that the
timing behavior of the processor is predictable. Even in single-
core processors, predictability is compromised by speculative
hardware mechanisms such as caches or branch prediction.
On multi-core processors, hardware resources are shared for
cost, energy, and communication reasons. The additional inter-
ferences due to concurrent accesses to such shared resources
have to be considered. Even if the sharing of a resource
only slightly increases the actual execution time of a task, it
might be difﬁcult for a static analysis to provide an upper
bound of the increase, because an exhaustive enumeration
of architectural states is practically infeasible. In ARGO, we
follow the following design guidelines for predictable multi-
core architectures:
• The multi-core architecture must be composed of time-
predictable processors. Scratchpad memories are pre-
ferred to caches because they enable more precise WCET
estimation. Any hard-to-predict mechanisms (dynamic
branch prediction, prefetch, write-buffers, cache coher-
ence) should be avoided.
• The number of shared resources between cores should be
minimized. Shared last-level caches between cores should
also be avoided or should be partitioned, as they lead to
very pessimistic WCET estimates.
• The target architecture should use a predictable inter-
connect system, for which it is possible to obtain (i)
worst-case delay for gaining access to the interconnect;
(ii) worst-case delay for copying/getting the information,
once access to the interconnect is granted.
• Fully timing compositional architecture. A system is
said to be time compositional if “the contribution of
individual components to the overall system’s timing can
be considered separately, and there exists a function to
combine the components’ respective timings”.
C. Challenges in WCET estimation
Accurate WCET analysis for multi-cores is known to be
challenging, because of concurrent accesses to shared re-
sources. Since it is impossible in general to guarantee the
absence of resource conﬂicts during execution, current WCET
techniques either produce pessimistic WCET estimates or
constrain the execution to enforce the absence of conﬂicts,
at the price of a signiﬁcant hardware under-utilization.
In addition, the large majority of existing works consider
that the platform workload consists of independent tasks.
As parallel programming is the most promising solution to
improve performance, we envision that within only a few years
from now, real-time workloads will evolve toward parallel
programs. The WCET behaviour of such programs is chal-
lenging to analyze because they consist of dependent tasks
interacting through complex synchronization/communication
mechanisms. So far, very few works have addressed this
problem. A notable exception is the parMERASA European
project, which aimed, among others, at integrating synchro-
nization costs in the WCET for parallel programs. However,
the experiments carried out in the project [4] have shown that
manually parallelized programs are difﬁcult to analyze and
may lead to very pessimistic WCET. The reasons behind this
are twofold: (i) in order to obtain an accurate WCET estimate
of the program, tools need to be able to reason about the
interactions between tasks. Without a high level knowledge
of the parallelization scheme, performing such an analysis is
not possible; (ii) Parallel programs are usually written by HPC
experts, who aim at improving average performance, and often
ignore predictability issues. This results in parallel programs
whose high level behavior is even more difﬁcult to analyze.
As a consequence, we believe that the only viable solution
to address the parallel WCET problem is to bring together
parallelizing compilers and WCET analysis technologies into
a single ﬂow. We expect that our approach will advance state-
of-the art WCET techniques by:
1) Deﬁning a model offering a high-level view of the
behavior of parallel programs, enabling a precise esti-
mation of shared resource conﬂicts.
2) Exploring the interactions between parallelizing compil-
ers and WCET estimations to propose predictable paral-
lelization techniques (e.g., optimize programs avoiding
shared resource contentions).
Parallelizing a real-time application on a multi-core involves
a static scheduling and mapping stage. Such a problem is
known to be a challenging (NP-hard) combinatorial opti-
mization problem, and a large body of research work have
studied this problem in the context of embedded multi-core,
either from an average performance or worst case performance
point of view [5]. As far as the latter is concerned, most
of the existing approaches try to ﬁnd an optimal parallel
schedule/mapping while avoiding shared resource conﬂicts
between tasks. In the ARGO project, we aim at exploring more
subtle trade-off thanks to a very ﬁne grain task decomposition.
Because this decomposition inevitably leads to a combinatorial
explosion, we envision an approach using a combination of
exact techniques and advanced heuristics.
Efﬁcient and predictable implementations also requires
other program transformations/optimizations that are not di-
rectly related to parallelization on multi-core. A lot of research
has been done in this direction in the past mainly for sequential
code: (i) allocation of code and data in a predictable manner,
using either cache locking or WCET-directed management of
scratchpad memory [6]; (ii) Optimization of bus schedules
to minimize WCETs [7]; (iii) Code transformations to allow
parallelism between communications and computations [8].
Despite this large effort on sequential WCET-oriented opti-
mizations, only a few works have addressed the problem of
WCET-oriented optimizations in parallelizing compilers.
The choice of the task extraction strategy in parallelizing
compilers has a huge impact on the program task graph, and
hence on the results of the scheduling/mapping stage. Al-
though many parallelizing transformations exist, they all target
288 2017 Design, Automation and Test in Europe (DATE)
average case performance. They must therefore be revisited
in the context of performance predictability. For example,
there exist optimizations that are not widely used because
they involve redundant computation [9] or complex control
code [10] whose overhead annihilate average case performance
beneﬁts. They may however happen to be perfectly viable and
relevant in a predictable performance context.
IV. OVERVIEW OF ARGO USE CASES
To validate the ARGO approach, the tool-chain will be val-
idated against two use cases, developed by the aerospace and
industry automation experts DLR3 and Fraunhofer IIS4. We
will also use two distinct multi-core platforms from Karlsruhe
Institute of Technology5 and Recore Systems6 to demonstrate
the ﬂexibility of the ARGO tool-chain. The overall objectives
of the use cases is to evaluate the beneﬁts of the ARGO
approach in terms of productivity and also in performance
and predictability improvements.
A. Aerospace use case
In the aerospace domain, emerging ﬂight control appli-
cations are becoming more and more computationally de-
manding. Two systems will be considered for implementation:
Enhanced Ground Proximity Warning System (EGPWS) and
Wake Encounter Avoidance and Advisory System (WEAA).
EGPWS is already used in current aircrafts. It provides alerts
and warnings for obstacle and terrain along the ﬂight path.
EGPWS combines high resolution terrain databases, GPS and
other sensors to provide feedback to pilots. WEAA is a more
advanced ﬂight system concept which is not yet commercially
available. WEAA provides guidance for tactical small-scale
evasion from wake vortices to avoid possibly hazardous wake
encounters. WEAA predicts wake vortices, performs conﬂict
detection and generate evasion trajectories.
B. Industrial Image Processing use case
Current trends in Industrial automation and inspection tasks
involve many innovative sensing technologies, such as polar-
ization, time-of-ﬂight or multispectral image sensors. Such
advanced sensing technology relies on computationally de-
manding data processing algorithms, which are challenging to
implement, especially when hard-real-time constraints must be
met as for in-line inspection systems. Here again, the ability to
automatically generate and evaluate parallel implementations
on multi-cores is a key asset for designers. In ARGO, the
use case will be considered for implementation is the POLKA
polarization camera, already available as a product. POLKA
uses a novel sensor that measures the polarization of light to
detect residual stress in glass containers.
C. Target architectures
The application use cases will target embedded multi- and
many-core architectures from academia and industry. The
target architectures serve a threefold purpose: implementation
of application use cases, demonstration and veriﬁcation of
ARGO tool-chain, and research and development of pro-
grammable customized and time-critical embedded computing
architectures.
Recore and KIT will both provide their heterogeneous
many-core systems. Recore will provide a ﬂexible hetero-
geneous IP agnostic many-core platform7 implementing a
distributed multi-board system including the Xentium pro-
cessor [11] and supporting more than hundred processors
and accelerator cores. The platform will be prototyped on
dedicated FPGA boards.
KIT will provide a heterogeneous tile-based many-core ar-
chitecture that consists of compute tiles featuring either multi-
core processor sub-systems based on the Leon3 processor8,
or custom application accelerators. The tile level interconnect
will be based on the invasive Network–on-chip (iNoC) [12],
which is capable to manage data transfers effectively between
hundreds or even thousands of tiles. The iNoC provides
bandwidth and latency guarantees, which is required for
accurate system-level WCET analysis. The platform will be
implemented on dedicated FPGA boards.
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